

What is claimed is

- 1 1. In an integrated circuit having a system clock, a transmitter comprising:
2 a transfer clock generator, responsive to the system clock, generating a transfer clock
3 at a high rate relative to the system clock; and
4 a parallel to serial register, for dividing an input word into a plurality of smaller words
5 and transmitting them over corresponding serial sub-links in response to the transfer
6 clock.
- 1 2. The transmitter as recited in claim 1, wherein the transfer clock generator
2 comprises a phase locked loop.
- 1 3. The transmitter as recited in claim 2, wherein the transmitter is initialized by
2 sending one or more bit alignment code words.
- 1 4. The transmitter as recited in claim 3, wherein a CRC code word is transmitted at
2 intervals.
- 1 5. The transmitter as recited in claim 1, wherein the transmitter is implemented as
2 part of an ASIC chip.
- 1 6. In an integrated circuit having a system clock, a receiver comprising:
2 a plurality of serial to parallel registers coupled to corresponding serial sub-links, for
3 converting received serial data words from the sub-links into parallel form; and,
4 a clock generator, responsive to the received data, for generating a low speed clock
5 with a frequency nominally equal to the system clock.
- 1 7. A communication link according to claim 6, including a buffer memory in each
2 sub-link for storing a predetermined number of received words, and a circuit for reading
3 the buffer memories in synchronism under control of the system clock in order to
4 reconstitute the input data word.
- 1 8. A communication link according to claim 7, wherein the buffer memories each
2 comprise a FIFO register.
- 1 9. A communication link according to claim 8, wherein the FIFO registers are
2 addressed by an addressing scheme wherein only one bit of the address changes for
3 incremental addresses.

1 10. A communication link according to claim 9, wherein a predetermined bit of the
2 address of each FIFO are compared and employed to generate a trigger signal for
3 actuating a state machine to cause reading of the FIFO registers.

1 11. The receiver according to claim 6, wherein the low speed clock generator includes
2 an edge detector for detecting incoming data and providing an output to a divider for
3 aligning the low speed clock with recovered data and for applying the same to the serial
4 to parallel register for clocking out parallel words from the register.

1 12. The receiver according to claim 11, wherein the receiver includes a bit alignment
2 register to store received bit alignment words in order to locate the position of the bits in
3 the serial to parallel register.

1 13. The receiver according to claim 12, wherein the receiver includes a CRC
2 generator for generating a CRC code word in response to the received data, and a check
3 circuit for checking a received CRC code word against the generated CRC code word.

1 14. The receiver as recited in claim 6, wherein the receiver is implemented as part of
2 an ASIC chip.

15. The receiver as recited in claim 6, further comprising a transmitter as recited in
claim 1 and adapted to be in communication with the receiver.